Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

static and standby leakage powers

Status
Not open for further replies.

vnkt107

Newbie level 3
Newbie level 3
Joined
Mar 28, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
what is the difference between static power and standby leakage power??
 

Static power is used in similar way as leakage power. But there is a slight difference that leakage power is defined as the power consumed by the design when the design signals are not toggling(no data/clk transaction). While static power is power consumed by the current source/bandgap circuits and other analog circuits when there is no data or clock transaction.

As in most chips , 90% of the design is digital static power and leakage power are used for the standby power.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top