I'm trying to find a reference for computing or getting a (not so) gross value for the standard deviation for effective channel length (to perform a monte carlo analysis on my circuit). Despite looking for, I couldn't find anything except it probably follows a law of the type A/sqrt(M*W*L) with A a constant depending of the process and M a moderation factor. My transistor fabrication process is a standard 45nm process.