Re: [STA] PLL -> how should constrained during STA checks?
I think the real STA will start from the output clock of the PLL. That is the point we define our source clock (main clock) of the design. As other boarders said, PLL characteristics like jitter should be accounted in STA using the command set_clock_uncertainity.