STA --> Constraining IOs for High Speed Serial Interface (HSI)

Status
Not open for further replies.
E

Esteban13

Newbie level 2
Joined
Dec 28, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Hi;

could you please help me understanding how to define STA constraints on IOs for an HSI interface ?
What are the important path to checks; especially for the receiving part ?

Thank you in advance

Regards
 

Esteban,
You can set up set_input_delay and set_output_delays for your synthesis tools. For Highspeed designs, setting max/min values have had best results . . .

# Constrain the input I/O path
set_input_delay -clock clk -max 3 [all_inputs]
set_input_delay -clock clk -min 2 [all_inputs]

# Constrain the output I/O path
set_output_delay -clock clk 2 [all_outputs] 2

However, you may need to experiment with these . .

-- adam
 
Adam;

many thanks for your answer.
BtW; my question was more interface oriented.
My point was to better understand what are the importants parts to check linked to an HSI interface.

Best Regards
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…