[STA] Clock Uncertancy -> what values should be used?

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hi All,

Is there a thumb rule what values should be used for the clock uncertainty?

Let's say, will 20% of clock period for the setup checks and 5% for the hold checks be good enough?

Thank you!
 

This information is mainly determined by the PLL design which is a source of clock jitter(uncertainty). it is dependant on the clock speed as well depth of the clock. I don't think there is any "rule of thumb" as it is very design specific.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…