Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

STA & Async paths

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hi All,

The STA tools cannot check the async paths... So, what's the approach? Running Gate-Level simulations?

Thank you!
 

STA can check asynch path: set_max_delay as example.
 

There are two types of timing analysis: Static Timing analysis and Dynamic Timing Analysis. Since STA will validate all timing paths in the designs under worst case conditions, at the same time it can't check the logical functionality of the design..so in this case dynamic timing analysis comes into picture which uses simulation vectors to verify that the circuit computes accurate results from a given input without any timing violations...So definitely running gate level simulations will help in checking the async paths...
 

STA tools will report async path violations(recovery and removal) and we can specify delay in async path with the command in ETS set_max_delay (with respect to clock edge).
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top