Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SRAM read current

Status
Not open for further replies.

im_pam

Member level 4
Member level 4
Joined
Mar 1, 2022
Messages
74
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
524
Hi, i want to know that in cadence how read current of single bit cell (6T SRAM ) is measured ? i am doing DC simuation for this but how to make Q / Qbr = 0. can anyone please help
 

The read charge is probably more about the row and column
lines' displacement charge (capacitance and rail span) than
any bit cell. The bit cell only has the job to cause the read
transition by delivering the current that moves read line from
precharge to proper-rail output level. But the word (address)
line, if not the uninteresting repetitive read scenario, also has
activity which would roll up to a part-level read bit energy and
with read word rate, current.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top