Surely the ADC is a SPI slave, so you have to design a master. How to do it depends on your hardware platform (e.g. programmable logic device, processor, discrete logic). Generally a shift register and a clock source is involved, also a counter for the required number of data bits respectively clock cycles. I assume, that you get sufficient information about the required waveforms from your ADC's data sheet.