SPEED UP VERILOG SIMULATION WITHOUT SPENDING A PENNY

Status
Not open for further replies.

foster_cn

Member level 4
Joined
Jan 14, 2003
Messages
72
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
442
speed up verilog simulation

good paper
 

speeding up verilog simulations

A recent paper,
suggested a very interesting trick: "Many complex tests require
initializing configuration registers and memories to a known
state. Many times using regular tasks to perform writes and reads to
verify operations can consume 10-50% of total test time. Initializing
registers and memories in bulk can save this time."
 

Please re-upload
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…