source synchronous bus and hold violation

[stanford]

When we send data and clk using source synchronous fashion, and if we assume that skew is ~0, the receiver could have setup and hold violations right?

Why are we more concerned about hold violations with source synchronous bus? Isn't setup violation just as probable as hold violation?

 

[std_match]

When we send data and clk using source synchronous fashion, and if we assume that skew is ~0, the receiver could have setup and hold violations right?

Why are we more concerned about hold violations with source synchronous bus? Isn't setup violation just as probable as hold violation?

The output data is normally clocked out from the source one clock cycle before it shall be clocked in the destination. This means that there is normally no risk for setup violations if the clock and data signals are routed together. If the data changes too early before the rx clock edge, it is still a hold violation (the data wasn't held long enough).