Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

some questions about post-simulation

Status
Not open for further replies.

lhlbluesky

Banned
Advanced Member level 2
Joined
Mar 30, 2007
Messages
558
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Location
china
Activity points
0
about post-simulation

i have some questions about layout post-simulation:
1, in options, if i choose R+C+CC, and no inductance, the simulation results will be ok?
2, including or no including inductance(not in high frequency) when post-simulation, what's the difference between them? and which one (including or no including ) will be more realisitic? which one should be used normally for general circuit and layout?
3, there is another option: parasitic reduction. generally, i don't choose this option.and will the simulation results differ much for choosing or no choosing this option? if i choose this option, then parasitic caps and res will be less than actual layout, then are the post-simulation results reliable?
4, if i get 12 bit resolution for layout simulation, then, after fabricated, usually, the measured results will be worse than the post-simulation. but, what extent will it be? and mostly, what is the performance difference or degradation between post-simulation and actual measurement?

pls give me some reference or advice, thanks all.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top