Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Some quesntion about POR (POWER ON RESET)

Status
Not open for further replies.

fendy

Junior Member level 3
Junior Member level 3
Joined
Oct 27, 2005
Messages
29
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,481
Dear all, I have designed a POR cirtuit (the first picture).But I find another type POR(the second picture).Who can help me to analyse these two circuit ?
Best Regards
 

In POR1 ,When the AVDD with fast rising time,the POR wavrform maybe failure ( POR 2 Times)
The Cap in POR1 is 70fF,The MOS leakage will make POR1 failure in high temp.

POR2 is robust design.


In POR circuit design, You must check any VDD waveform in all application .
 

Hi tsanlee,

Could you show me some reference about POR with the bandgap+resistor divider+comparator+delay structure?

Thanks!!!

Analog_starter
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top