Some problem with DPLL

Thread starter fenglei
Start date Jul 22, 2020

Status: Not open for further replies.

Jul 22, 2020

fenglei

Junior Member level 2

To catch the right data from asynchronous serial communication which is manchester code, we want to use the DPLL to recover the bit synchronous clock.But after reading some papers about DPLL,I'm confused about how it can be implemented.Now,the problem is how we can catch the frequency and phase of the input manchester code?

Status: Not open for further replies.

Similar threads

Z
I need some cheap Zynq FPGA Board.
- Started by Zerox100
- Feb 5, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
O
Issues with ALTERA EP600
- Started by OiramCisulix
- Oct 18, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
X
Still have problem with understanding `include in Verilog
- Started by Xenon02
- Oct 2, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
U
New to Libero Soc , need some guidance
- Started by Uuumillman
- Oct 3, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design

Some problem with DPLL

fenglei

Junior Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency