Vlsi24
Newbie level 1
If you get this kind of error, please check the input "read verilog file". You might have mistakenly put the pre-synthesized netlist and not the gate level netlist generated from design compiler