SoC functional verification

Status
Not open for further replies.

xirix

Full Member level 2
Joined
Jun 26, 2001
Messages
123
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Location
Romania
Activity points
939
In a SoC with a standard bus connectivity (OCP), what is the appropriate method for functional testing?
 

In SoC which use OCP as main on-chip bus:
- for b-level verification, you need OCP reusable verification component (eVC if you use Specman – you could buy it from Vericity or IP suppliers, or BFM in Verilog, VHDL or Vera) to build consistent verification environment for all sub-modules
- for top-level verification, if it is black-box it is not important which on-chip bus you use, if it is grey/white box, you need some OCP protocol checkers
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…