Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SOC Encounter 3.1USR3 - help

Status
Not open for further replies.
E

elektor

Member level 3
Member level 3
Joined
Mar 19, 2002
Messages
57
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
412
Hi,

I have project with clock = 560 Hz ( ca 1786000 ns )
When I've loaded SDC File ( from DC ) to SOC Encounter then I've got error :
**WARN : Invalid 0.000 r/ -214748.365 f edges in create_clock statement
*info : create_clock : 0 accepted, 1 skipped !!!

Maybe anybody have any idea what should I do ?

Regards

Elektor
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top