Eshal
Advanced Member level 1
- Joined
- Aug 29, 2012
- Messages
- 470
- Helped
- 16
- Reputation
- 32
- Reaction score
- 15
- Trophy points
- 1,298
- Location
- Nowhere :)
- Activity points
- 5,149
I think it is a guess that it should be around 1000uF. While I want proper calculation with assuming Vs and R values initially.
What did you choose Vs and R in your simulation?
, why did you do so?I changed the high-side transistor to a PNP type, which simplifies matters so we can use a single control signal.
One capacitor? But we need Vs/2 across capacitor. So one capacitor can't do this job.The formula is based on a single capacitor, because either of the capacitors can be omitted. Although they share the burden, only one is absolutely necessary.
Vs/2 will be enforced by the average DC output of the half bridge, also for a single capacitor. The two capacitor circuit also includes the DC bus capacitor function and avoids transient currents on startup. In so far it might be preferred for a practical design.One capacitor? But we need Vs/2 across capacitor. So one capacitor can't do this job.
How it came in the mind that you should change high side NPN transistor to PNP?
.With 2 NPN's, we must create two different control signals, one inverted from the other.
But I am unclear from this quote
(BradtheRad): "With 2 NPN's, we must create two different control signals, one inverted from the other."
.
Because, NPN transistors are performing what we need i.e. Vs/2 and -Vs/2. Both are inverted.
And also, Both capacitors are needed, I think, because both are providing inverted Vs/2 voltages. How would one capacitor will do this job?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?