simulating output impedance of current cell in cadence?

Status
Not open for further replies.
R

rsashwinkumar

Member level 4
Joined
Jun 25, 2011
Messages
70
Helped
11
Reputation
22
Reaction score
11
Trophy points
1,288
Activity points
1,825
Hello everyone,

I am designing a cascode current steering DAC, and I wish to determine the output impedance of each current cell. I want to know some methods to determine the output impedance of the current cell, which is differential-PMOS current cell. I am using Cadence Virtuoso and tech lib : UMC 180.

Plz help me out...
 

Inject an AC current source with magnitude=1 at your output,ground the input signal and finally measure the output voltage.
You have the output impedance!
Notice that in the whole procedure you should ensure to keep the correct DC operating point in both input and output terminals!
Alternatively you can use a port and use SP analysis in similar way.
 
Thanks jimito13.

But, when i force 1A ac curr., wont the operating conditions of the transistors get affected?

- - - Updated - - -

or u mean the "magnitude = 1", wont affect the circuit conditions, as the AC analysis is purely linear ?
 

No.You set an ideal current source (infinite impedance),so DC op. point won't be affected.

or u mean the "magnitude = 1", wont affect the circuit conditions, as the AC analysis is purely linear ?
Click to expand...

AC magnitude=1 and run small signal (AC) analysis.This is what i mean!
 

Thank you...

How to perform SP analysis ? Can you guide me through that...?
 

In a similar way with AC analysis.You should make use of a power source instead (like a port).
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…