Simulate signal under noise effect in SystemVerilog

Status
Not open for further replies.
Q

quocviet19501

Newbie level 6
Joined
Aug 21, 2023
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
123
Hi everyone, thank you for reading my post.
I'm doing a project in SystemVerilog and came across this problem.

In the above figure, I want to simulate a signal that has 2 unstable edges (effect of noise in real-time environment). But I have no idea how to make the 2 edges of data unstable. I have tried some methods, but they did not work.
Can anyone suggest some ideas?
Thank you.
 

Sort by date Sort by votes
systemverilog is good for RTL description, not for low-level timing effects.
what you are describing sounds more like an electrical level modelling that could be done with SPICE.
 

Upvote 0 Downvote
It depends on what you are trying to functionally verify with this information. You certainly could use the X state to represent instability.
 

Upvote 0 Downvote
Both Data and clock need to be delayed up to 50% so the both data or clock can be controlled early and late to find the phase margin due to asymmetric delays, transition times and noise.

Back in my hardware days in the mid-80s window margin was measured with digital control in nanoseconds. There were several versions of digital phase margin analyzers which were very useful. One box could inject jitter on the data using a PRSG selected early, nominal and late into a system to check if the clock recovery had enough phase margin when the data also had bit shift in magnetic media.
 

Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…