Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Signal reflection on SPI

Status
Not open for further replies.

aminpix

Full Member level 2
Full Member level 2
Joined
Sep 30, 2008
Messages
120
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
2,474
We have designed a board in which the MOSI signal of the microcontroller is connected to the SI pin of a flash, xilinx FPGA and a JTAG connector. Micro-controller supervise and control the FPGA programming. We use the JTAG connector for initial programming of the flash and after that the connector is useless.

The problem we have is signal reflection on the unused trace, connected to the JTAG. All three chips are very close, but JTAG connector is almost 15" away from them. When we cut the JTAG trace, and make the stub shorter, the problem will be solved. Is there any solution for unused long traces like our circuit?
If I put a series resistor on the trace (before JTAG connector) can I solve the reflection issue?

20180328_223744.jpg
 

Not possible to remove the problem completely.

I guess the reflection can be tolerated as long as no double clock edges or overshoot beyond maximum ratings are brought up. Series resistors at the line branch (30 - 60 ohms) might help. At worst case, a tristate driver for SCK that is only enabled during initial programming.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top