Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Sign conversion unit in verilog

Status
Not open for further replies.

emerson_11

Member level 2
Member level 2
Joined
Jan 23, 2016
Messages
44
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Visit site
Activity points
355
can anyone tell me what is sign conversion unit ?? since am doing a project in image processing , my coefficients has negative decimals.So , the inputs are to given to sign conversion unit from memory.can anyone tell me how to write verilog for sign conversion unit?
 

If the values are 2s compliment then no sign conversion is necessary as -ve values are already covered.
What format are all the co-efficients and pixels in?
 

decimals.like such

-2.0672007 0.73619014 -2.5984101 -2.0672007 0.15175518 1.0346824 0.24920848 -0.21099690 0.14095379 1.7241009
 

Unless you reading decimal number strings in your Verilog code, there won't be a decimal number format used. Please reconsider.

Number formats with decimal point used in digital processing are floating point or fixed point. Possibly constants are specified as decimal numbers in your code.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top