Hi guys:
i have designed a sigma delta moduator, and it has been tapped out. For it does not contain post digital filter, i plan to fulfilt it with FPGA. i am really green in this region, can anyone give me some useful suggestions.
Hi, for the test, I don't think you need a digital decimation filter.
You can capture your digital output codes by a logic analyzer and then perform FFT analysis.