Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Setup time.
For example a D-FF. It has a data input and a clock input. Often you first must apply the data, then th clock edge. Data must be set up before clock edge.
Hold time:
Imagine a three state output buffer. There is an enable pin. When you disable the buffer, then for a short time the buffer is still low impedance before becoming high impedance. This is called hold time.
Imagine a three state output buffer. There is an enable pin. When you disable the buffer, then for a short time the buffer is still low impedance before becoming high impedance. This is called hold time.
Could you explain more please? Don't catch this point...
Actually I was asked in the interview "What's the physical explanation for the Setup and Hold time requirements?" As I understand, they expected to hear about CMOS behavior or internal structure of FlipFlop (or Latch).
A Flip Flop is made up of master latch and a slave latch.
Setup Time: We need to provide enough time for the input capacitance of Master latch to be charged up or discharged down, before the Master latch captures the data. To ensure that this happens ,we have a setup time requirement. If we violate this setup time requirement. We cannot be sure what value will be captured by the master latch, may be 0, may be 1..
Hold time: Even after the Master latch has captured the data, the clock of Master gets disabled and the clock of slave gets enabled, now we should provide Enough time for the master latch to be fully disabled and slave latch fully enabled. If the data at input of Master latch changes and at that instant the clock of master latch had not gone into inactive level, then we might enter into metastability. To ensure this we have a hold check in a flip flop.
Actually I was asked in the interview "What's the physical explanation for the Setup and Hold time requirements?" As I understand, they expected to hear about CMOS behavior or internal structure of FlipFlop (or Latch).
If the data at input of Master latch changes and at that instant the clock of master latch had not gone into inactive level, then we might enter into metastability.
It's a race to sample and store data that is changing at the same time (clock edge). The precise relative latency of the device and signals determines if the outcome of the race is guaranteed ( to be late or early) or whether it is uncertain hence called metastable.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
