Setting Initial Condition on Internal nodes in Verilog A

Status
Not open for further replies.

aarthy_maya

Junior Member level 3
Joined
Jan 12, 2008
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,613
I have to write a behavioral model for device.
There is, say for example 3 external node(IO) and one Internal node. When i run the model with Spectre, there is a convergence error as the tool was not able to compute the DC operating point. So I am trying to set initial condition on the internal node. I did tried placing the assignment in @(initial_step), but it doesn't work. Can anyone help with some general Idea?

Thanks!
Aarthy
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…