Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Series DRO: How much S11 you guys got in @ds using Oscte
One thing that can improve the magnitude of S11 (once you get the oscillation) is to use higher Q for resonant components.
Also the DC bias of the active component it will affect the magnitude.
I added the MLOC and still got S11 only 1.1.
How much did you get? 3, 10, or 50? I just would like to have an idea. Seems the output matching also affect the S11.
One paper said too high S11 could lead to unwanted spurious.
Vfone,
I mean the S11 in the linear small signal simulation before I get osillation at HB.
Yes, the DC bias also affect the magnitude. But not too much.
Re: Series DRO: How much S11 you guys got in @ds using Oscte
Hi Soon,
there is limit to how high the S11 can go... If the MLOC dun work for you, add an inductor, say, 10nH ? For my FET, max s11 is 3+...
Theoretically speaking, all you need is S11>1 (negative resistance). The rest depends on your load design... which is, i think, the point vfone is trying to put across... a high Q load will give you gamma_load~1 so no matter how near to 1 your FET S11 is, you might get osc....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.