See a vhdl integer variable wave with Questasim

Status
Not open for further replies.
B

Binome

Full Member level 3
Joined
Nov 16, 2009
Messages
153
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Location
Lyon, France
Activity points
2,412
Hi,
I've downloaded a design with a testbench where the main process has an integer variable. I'd like to see the different values of this variable during the simulation with Questa but I can't find it anywhere. Can someone tell me?
Thanks.
 

Don't know about Questasim, but VHDL variables are typically excluded in object selection of simulators for performance reasons. You may need to set a simulator option to override the default.
 

Don't know this option. If someone knows and want to help...
 

Why not copy the variable to a signal for simulation purposes?
 

I've thought about that but signals and variables are not the same: variables are updated instantly and signals are updated at the end of the clock step.
 

Binome said:
I've thought about that but signals and variables are not the same: variables are updated instantly and signals are updated at the end of the clock step.
Click to expand...
You can then assign the variable to the signal at the end of the process i.e. just before the whole process is over.
 

Watching the variable update during process evaluation may be simply unsupported.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…