pratham4647
Newbie
I have a 64Mb sdram chip which is organised as 4 banks, 2048 rows and 256 columns. It needs 4096 refresh cycles every 64ms. can anyone tell me how this 4096 number is evaluated? Also how many rows will be refreshed when a refresh cycle is issued by memory controller?