Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SAR sampling switch mosfet problem

Status
Not open for further replies.

yefj

Advanced Member level 5
Advanced Member level 5
Joined
Sep 12, 2019
Messages
1,555
Helped
1
Reputation
2
Reaction score
5
Trophy points
38
Visit site
Activity points
9,364
Hello,Mgnd is a NMOS .during the proccesing stepI need to keep Vgs<Vt to keep the charge.
The SAR is 7 bit with a certain capacitance.The general formula for V+ (Source of the mosfet) is shown bellow.
I need to peak the minimal Vg needed for the most problematice source (V+).

Our V+ could be a negative voltage thus source could turn on ,and source will be the right side as shown bellow.
Vin=1V for the formula and Vref=1
Using the formula bellow what is the most problematic V+ ? and why?
Thanks.
1602592552483.png


1602595778609.png
 

Attachments

  • 1602591953069.png
    1602591953069.png
    54.9 KB · Views: 96

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top