Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

S/R LATCH (74hc279) (Restricted input situation)

Status
Not open for further replies.

seyyah

Advanced Member level 2
Advanced Member level 2
Joined
Oct 7, 2001
Messages
646
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Activity points
6,233
s-latch restricted

As you know in this latch S=0 R=0 situation is restricted situation but the output Q=1.
So when R=0 S=0 Q=1; R=0 S=1 Q=0. According to this If we tie out R to the ground then we can use S as inverter input. In this way this latch can be used as a NOT gate. What i wonder is, is this method reliable? (I tried and it works by the way) If so i'll get rid of one of the ICs. Thanks.
 

Hi,
Yes, it will work, since SR is made of two two input NAND gates with cross connected outputs to one of the inputs of each gate. You can also get similar results from Qbar side.
Regards,
Laktronics
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top