rx_eidleinfersel[2:0] signal of PHY IP Core for PCI Express(PIPE)

Thread starter trupesh.vasoya
Start date Feb 11, 2013

Status: Not open for further replies.

Feb 11, 2013

trupesh.vasoya

Newbie level 5

I am little confuse with description of rx_eidleinfersel[2:0] signal of PHY IP Core for PCI Express(PIPE), I want to use PHY IP core Megawizard function in my design but I am not sure about behavior of this input signal.
Clearly I'm not understanding exactly what this signal is telling me. Does anyone have some insight on this?
Thanks

User guide for PHY IP core :- www.altera.com/literature/ug/xcvr_user_guide.pdf

Status: Not open for further replies.

Similar threads

A
Error in ISE14.7 IP-coregen(61) FloatingPoint components
- Started by antonkurka
- Friday at 5:00 PM
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
K
Simulation does not start in Modelsim when using Xilinx IP-cores.
- Started by Kevsh
- Jul 11, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
A
[SOLVED] any free SGMII IP for vivado
- Started by aminpix
- Oct 6, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
I
Handling signal rate error in FPGA
- Started by Igloo2
- Aug 19, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design

rx_eidleinfersel[2:0] signal of PHY IP Core for PCI Express(PIPE)

trupesh.vasoya

Newbie level 5

Similar threads

Privacy & Transparency

Privacy & Transparency