I am little confuse with description of rx_eidleinfersel[2:0] signal of PHY IP Core for PCI Express(PIPE), I want to use PHY IP core Megawizard function in my design but I am not sure about behavior of this input signal.
Clearly I'm not understanding exactly what this signal is telling me. Does anyone have some insight on this?
Thanks