Routing in Silicon Ensemble

Status
Not open for further replies.
P

pantic

Member level 2
Joined
May 6, 2003
Messages
50
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
411
Hi
I want to do the global and final routing in my design. Silicon Ensemble routes with standard width 0.5 um but I want more. Does anybody know how can I do it?
Thanks
 

If you want to route your modules in a higher level, It's better to define your modules as a netlist (you just need to define inputs and outputs without functionality) in an editor. After importing the netlist, you will be able to do global routing of the defined modules.

Regards,
KH
 

silicon ensemble uses rules described in "technology".lef. Simply look all LEFs which you read in. There is described e.g. the metal width, pitch, via rules. The rest has to be done in Silicon ensemble itself. So you need also a verilog netlist and the abstract blocks (LEF) for each primitive element used in your netlist.
I do not think silicon ensemble is a good tool for the global routing of the analog or mixed designs but it may be used for it. IC Craftsman might be probably better. Depends on the complexity of your design.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…