whatever
Junior Member level 1
reverse design:
@rm7TDMI, schematic in cadence format
layout in 0.5um/0.35 cmos process (cadence format, too)
anybody intersted, pm me please.?
OR: 4bit,8bit,16bit mcu by reverse design...
@rm7TDMI, schematic in cadence format
layout in 0.5um/0.35 cmos process (cadence format, too)
anybody intersted, pm me please.?
OR: 4bit,8bit,16bit mcu by reverse design...