Muthu
Newbie level 3
- Joined
- Feb 6, 2013
- Messages
- 4
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,301
iam doing project in reversible logic i have a pblm in writting the verilog code(structural model ) for jk flip flop based on the below paper ..since a feedback loop is present i couldnt get the output......
may i know how to reset the fliflop initially ????
may i know how to reset the fliflop initially ????