Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Retiming flip-flops in scan chains

Mak444

Mak444

Newbie level 4
Newbie level 4
Joined
Jun 7, 2024
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
99
What are the advantages and disadvantages of using retiming flip-flops in scan chains?
Referring to the command -
set_scan_configuration -add_test_retiming_flops begin_and_end
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top