[Req] Virtex 4 & MCU (AVR or ARM) interface

Similar threads

• Clock through fpga or not

  • Started by neanton28
  • Aug 16, 2024
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  [SOLVED] Virtex II Pro doesn't work properly

  • Started by MSAKARIM
  • Nov 4, 2022
  • Replies: 10

  PLD, SPLD, GAL, CPLD, FPGA Design
• E

  Why you think an FPGA/CPLD is better from MCU for interface and protocol bridging applications?

  • Started by e-music
  • Aug 1, 2022
  • Replies: 12

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  sodimm or discrete memory for FPGA

  • Started by aminpix
  • Jul 20, 2023
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  Use interface signals as inout in systemverilog

  • Started by antlhem
  • Apr 1, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design