Req: Post Synthesis Simulation tools

[PigiPigi]

Hi all,
I need a good post synthesis simulation tool for fpga designing. I also need a good test generator, but i don't know what is the best.

 

[reky]

Hi

FPGA synthsis tool is depend on what's fpga you want to use

Altera-->MaxplusII , QuartusII

Xilinx-->Foundation,

 

[lipton]

Re: Hi

FPGA synthsis tool is depend on what's fpga you want to use

@ltera-->MaxplusII , QuartusII

Xilinx-->Foundation,

The request was for post-synthesis(gate level) simulation tool. Usually it's the same simulator used for RTL. If you are an Aldec fan, try Riviera.

 

[CatKing]

You can use any HDL sim tools do this job. But you have proper sim lib of the primitive cells first.

 

[ccljpeg]

xilinx can use modelsim and xilinx verilog lib , and get very accurate
timing

 

[PigiPigi]

And a good test generator?

 

[roli]

Synopsys TetraMax,
Mentor Fast Scan, & DFT Suite

 

[linuxluo]

I think synopsys tetramax and mentor fastscan is developed for test but not for verification. So I feel a good auto generator is not exist until now.
activehdl and other tools only can generate the framework of testbench. The test pattern is developed only by yourself.

 

[my_garden]

I fell men*or's HDL designer series is one good design tools and also it is one good testbench generator. Then use m/o/d/e/l/s/i/m to simulate with the fpga vender's tool

 

[wang1]

m0delsim , nc , vcs, any of them.

 

[sandusty]

I don't understand your question.

Since you are using FPGA, why do you want to run post sim? Why don't you just use FPGA.

If you want to run post sim, why does FPGA for?

 

[eexuke]

I suggest Modelsim. But post FPGA synthesis sim make little sense

 

[Zerox100]

Re: Hi

FPGA synthsis tool is depend on what's fpga you want to use

@ltera-->MaxplusII , QuartusII

Xilinx-->Foundation,

The request was for post-synthesis(gate level) simulation tool. Usually it's the same simulator used for RTL. If you are an Aldec fan, try Riviera.

Why riveria? Why not ahdl?