Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

report timing design compiler problem

Status
Not open for further replies.
M

mehran1367

Member level 3
Member level 3
Joined
May 7, 2013
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,677
hi all , i used report_timing command in design compiler. does it consider the the delay of interconnects and nets to? or the result is just the delay of the cells?
forexample if i use

report_timing -from in1 -to out1


does it consider the delay of the nets ?


i didnt use wire_load command. my technology is nangate 45nm
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top