Remove assign statements in synthesize netlist

Status
Not open for further replies.
Y

ywguo

Junior Member level 2
Joined
Jan 9, 2005
Messages
20
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
198
Hi, Guys,

How to remove assign statements in synthesized netlist? Some Astro versions do not allow assign statements in verilog netlist.

In Advanced ASIC Chip Synthesis, it states that the following command should be set in a script.

verilog_no_tri = true
set_fix_multiple_port_nets -feedthroughs
set_fix_multiple_port_nets -all -buffer_constants

I follow the above rule. It failed.

Any help is welcomed.


Thanks
Yawei
 

I resolve this problem by define new naming rules before writing netlist out. Just like this : define_name_rules verilog -remove_internal_net_bus -equal_ports_nets.
Also you need the set_fix_multiple_port_nets -all -buffer_constants .
Good luck!
 

Mission Complished.

Thanks.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…