Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

regd: area, power speed calculation

Status
Not open for further replies.

rksant_2008

Newbie level 2
Newbie level 2
Joined
Sep 30, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
United states
Activity points
1,299
Hi all mentors,
I am in urgent need of your help as I need to present my project to the professor.

I have written a code and synthesized using xilinx and the details are
{
family: spartan3E
Device: XC3S100E
package: VQ100
speed: -5

Synthesis Tool: XST(VHDL/Verilog)
Simulator: Modelsim-XE Verilog
Preferred Language: Verilog
}

Now my question is I need to find the area, speed and power utilization for my code which is not mentioned in the synthesized report. Please do help me by an example as how to find these parameters. I heard that one can find this using the resources utilization from the synthesis report, but I don't know how exactly it need to be done.
(I am not using the FPGA kit for the implementation)

thanks
badly in need of your help
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top