Non AMP

regarding timing problem

Thread starter venkatramanan
Start date May 17, 2012

Status: Not open for further replies.

May 17, 2012

#1

V

venkatramanan

Member level 4

how set_input_delay and set_output_delay will affect timing?any possible to affect setup and hold violations?

May 17, 2012

#2

yadavvlsi

Advanced Member level 3

It effects top level timing.
https://www.edaboard.com/threads/235836/

Status: Not open for further replies.

Similar threads

Q
SPI timing constraints
- Started by Qwerty112233
- Mar 12, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
E
Why doesn't clock transition time affect my timing analysis (PrimeTime)?
- Started by EE18
- Aug 15, 2024
- Replies: 8
ASIC Design Methodologies and Tools (Digital)
E
Why Do Negative Delays Occur in Timing Reports and What Do They Mean?
- Started by edadl
- Tuesday at 10:34 PM
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
L
Question about creating a LIB timing files for a mixed-signal hard macro
- Started by lawfulgm
- Sep 3, 2024
- Replies: 7
ASIC Design Methodologies and Tools (Digital)
G
Conformal LEC problem
- Started by govardhanreddy12
- Sep 24, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)