Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regarding PCB layout of a crystal oscillator

Status
Not open for further replies.

garvind25

Full Member level 3
Full Member level 3
Joined
Oct 28, 2012
Messages
176
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,298
Activity points
3,066
Hi,

I was planning to use a SG-8002JF crystal oscillator for my project. In the suggested layout of the device at page 2 of datasheet attached, they have mentioned a ‘resist’ layer. What is it pls and how is it realized in PCB? Also, can it be avoided?

Thanks and Regards,

Arvind Gupta

View attachment SG-8002JF-MPT_EPSON.pdf
 

It refers to normal PCB resist coating over the copper trace. Part of the underside of that component is exposed to internal connections and the recommended PCB layout uses a track underneath it. The resist (blue/green/red or whatever) is the normal PCB coating, in this case used as an insulating layer between the component and track beneath it.

Brian.
 
The layout suggestions are for industrially manufactured PCB, solder resist is required for reflow solder process. There's no point to avoid it because a PCB will be hardly made without solder resist.

If you are asking about self elaborated PCB, you can surely omit it.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top