Regarding FPGA Design

Thread starter somulu
Start date Apr 13, 2013

Status: Not open for further replies.

Apr 13, 2013

somulu

Member level 1

Hi, i am using Nexys3 Spartan-6 FPGA Board for my design. This board is having limited number of I/O ports(8 in number). but in my design i am having 8 inputs each of 8 bits so how to assign these many inputs to board for testing my design.Please if anybody has detailed pin configuration of this kit please send it me.

Status: Not open for further replies.

Similar threads

G
can we design FPGA?
- Started by gary36
- Oct 29, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
L
FPGA details
- Started by Luosi
- Sep 10, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
FPGA implementation with xilinx zynq 7000 FPGA board
- Started by mhezekiel
- Jun 8, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Clock through fpga or not
- Started by neanton28
- Aug 16, 2024
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
M
FPGA LCD Text that changes depending on the mode
- Started by MICHIN
- Nov 12, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design

Regarding FPGA Design

somulu

Member level 1

Similar threads

Privacy & Transparency

Privacy & Transparency