regarding flipflop clocks

Status
Not open for further replies.
At what stage? Is it before CTS or after CTS?

Before CTS, The clock will be ideal, and will not have SKEW info.

After CTS, the actual clock is propagated with latency and skew info. Set the clock in propagated mode and report the timing. Check the report for the clock propagated in the report.

I'm sorry if this discussion is not related to Physical Design.
 
during the synthesis or with a STA tool, there are some command like check_constraints, with analyze that all flops are clock with a clock properly define by create_clock or something else.
 
rca said:
during the synthesis or with a STA tool, there are some command like check_constraints, with analyze that all flops are clock with a clock properly define by create_clock or something else.
Click to expand...

check_constraints -verbose will list all the flop clock pins which are not getting clock.
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…