regarding architecture of vhdl

Status
Not open for further replies.

u24c02

Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Visit site
Activity points
4,101
Hi

In the vhdl, i have question about variable_for in the following code.

Code:
..
..
Entity rtl is


End entity
Architecture ttt of rtl is
bigin
variable_for :
...
...

end architecture;

What is variable_for? What is function?



And i have one more question

How can i vhdl shm dump in vhdl code?
 
Last edited by a moderator:

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…