Regarding ADC simulation

Status
Not open for further replies.

batmanbeginz

Newbie level 3
Joined
Jun 12, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,313
Hi all,

I am trying to simulate an ADC [Analog to digital converter] on verilog-A, using MOSFET models generated from TCAD tools.
In order to quantify ADC performance in terms of SNR etc. I need to include noise in my simulations too.
Can someone help to identify where I can include noise sources in the simulation process and how to include them ?

I know that this is very broad question, however as I am a beginner in this field any pointers will be great.
I was thinking of 2 approaches: either include sources of thermal noise etc in TCAD models and somehow use this information in ADC Verilog A simulation,
or simulate ADC in verilog A, using a noise generating function.

Can anyone help to identify pros-cons and more importantly feasibility of these approaches ?

Thanks in Advance !!
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…