Doing this would draw a current from the reference, something that might not be desired since the reference voltage might change. E.g., in the datasheet, the current drawn from the reference is only 30 nAOut-of-bounds voltages can be level-shifted by mixing with (say) 1/2 supply_V, through a resistive divider. It can lift a negative voltage up into the positive region. The IC might contain such a network internally, invisibly.
I am sorry, but I didn't quite understand your first statement.Rail-to-rail voltage range of reference inputs is no reason to use actually a reference voltage at or even beyond the rails. Other criteria (available reference source and buffer) have to be considered as well. What are you exactly trying to achieve? Application examples in datasheet are assuming a reference voltage within rails, e.g. 2.5V. What's your intended reference source?
To achieve what? You can surely do if it serves a purpose in your design but you need an additional negative supply.I want to use a negativ reference of -100 mV and a positive reference of 1.25
I am not actually designing for such a voltage reference range (hence, the assumption part). I was merely curious how one can do it (if at all) using a normal CMOS process.To achieve what? You can surely do if it serves a purpose in your design but you need an additional negative supply.
It's not unusual to have additional supply voltages for the analog signal conditioning circuit in front of an ADC.
The tiny 30 nA draw suggests a component at the input which is voltage controlled rather than current controlled. A component that comes to mind is depletion-mode jfet. (Example, TL081 series op amps are fet-input.)
N-fet does not turn off until bias voltage is in the negative polarity, meaning below ground rail by a volt or 2.
Similarly P-fet remains On while bias voltage is less than upper supply rail. To turn it entirely off you must apply bias voltage which is a volt or 2 greater than supply rail.
Thanks for your insight, Brad.The tiny 30 nA draw suggests a component at the input which is voltage controlled rather than current controlled. A component that comes to mind is depletion-mode jfet. (Example, TL081 series op amps are fet-input.)
N-fet does not turn off until bias voltage is in the negative polarity, meaning below ground rail by a volt or 2.
Similarly P-fet remains On while bias voltage is less than upper supply rail. To turn it entirely off you must apply bias voltage which is a volt or 2 greater than supply rail.
Hi,Hi,
You've probably already seen all this stuff before, but just in case...
figures 1, 2, 4 and whole text is interesting
Rail-to-Rail Outputs and Beyond-the-Rails | Maxim Integrated
The benefits and nuances of Rail-to-Rail EOutputs and Beyond-the-Rails EInputs in low-voltage circuit design.www.maximintegrated.com
figure 1
TI RRIO OA pdf is block diagram on page 18 with internal charge pump, AD RRIO OA is simplified schematic on page 13, Silicon Labs OA is page 7 'Theory of Operation' bit.
These are all normal RR'IO'. I could swear in recent months I saw true, as in truly, RRIO device with internal pos and neg charge pumps in a datasheet for something but I must be wrong as nothing showed up now...
Which TI amplifier do you refer to? I'm not aware of types with built-in charge pump.For the TI RRIO, the input stage does indeed use a charge pump to eliminate the complementary differential pair distortion problem.
This is what I was referring to my earlier post (#9), I was wondering if using a charge pump in the output stage might help the output to swing beyond the rail.
Hi,Which TI amplifier do you refer to? I'm not aware of types with built-in charge pump.
RR output means in usual understanding that the output swings near to supply rails, but not beyond.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?