Realization of inout after synthesis

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
How is inout port realized at gate level after the RTL synthesis is done?
 

Can you please provide the rtl of a bidirectional buffer?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…