Non AMP

Real time applications pipeline stages

Thread starter shaiko
Start date Mar 2, 2013

Status: Not open for further replies.

Mar 2, 2013

#1

S

shaiko

Advanced Member level 5

For hard real time applications,
is it safe to say that it's better to use a processor with fewer pipeline stages ?

Status: Not open for further replies.

Similar threads

E
Light Weight IP Applications
- Started by engr_joni_ee
- Monday at 3:48 PM
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
L
Delay Line Time To digital Converter
- Started by Lizwi
- Mar 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
R
A way to reduce simulation time
- Started by Raeiu
- Feb 2, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
B
Finding time period of an unknown signal
- Started by BojackHorseman
- Oct 31, 2022
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design