Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Read address for fft

Status
Not open for further replies.

achaleus

Member level 5
Member level 5
Joined
Dec 21, 2012
Messages
85
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Location
Bangalore
Activity points
1,866
Hello everyone, I am doing project on 1024 point implementation of FFT on FPGA(RADIX 2). how to generate address to read the data stored in RAM blocks at each stage, I tried bit reversal logic but grouping is correct but order is different. Please help.


thanks in advance,
Vinay Kumar Maddal.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top