kenambo - OK, I see that you are using three inverting stages. That`s correct, however don`t you think that one amplification stage should be sufficient for a gain of "-29"?
In this case, you could use a 2nd transistor as a buffer (common collector) for providing a large input resistance and, thus, decreasing the loading effect.
In your circuit you should increase R35 because you have in parallel the input impedance of the first transistor stage.
Assuming hie=3k and R40=8k you should increase R35 to a value resulting in app. (3k||8k||R35)=1k.